



UNITED STATES PATENT AND TRADEMARK OFFICE

nl

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.				
10/642,862	08/18/2003	Vivek V. Gupta	VRT0092US	3308				
60429 CSA LLP 4807 SPICEWOOD SPRINGS RD. BLDG. 4, SUITE 201 AUSTIN, TX 78759	7590 02/23/2007		<table border="1"><tr><td>EXAMINER</td></tr><tr><td>PATEL, HETUL B</td></tr></table>		EXAMINER	PATEL, HETUL B		
EXAMINER								
PATEL, HETUL B								
			<table border="1"><tr><td>ART UNIT</td><td>PAPER NUMBER</td></tr><tr><td>2186</td><td></td></tr></table>	ART UNIT	PAPER NUMBER	2186		
ART UNIT	PAPER NUMBER							
2186								
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE					
3 MONTHS		02/23/2007	PAPER					

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary

Application No.

10/642,862

Applicant(s)

GUPTA ET AL.

Examiner

Hetul Patel

Art Unit

2186

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 06 January 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,2,4-7 and 9-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) _____ is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This office action is in response to communication filed on January 06, 2007. Claims 4-5, 14-18, 22, 24, 27, 33 and 36 are amended. Claim 3 is cancelled and none of the claims are newly added. Therefore, claims 1-2, 4-7 and 9-36 are currently pending in this application.
2. Applicant's arguments filed on January 06, 2007 have been fully considered but they are not deemed to be persuasive.
3. The rejection of claims 1-2, 4-7 and 9-36 as in the previous Office Action is respectfully maintained and but updated to show the changes made by the amendment.

Specification

4. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required: The clear support and antecedent basis is not found for the term "a tangible computer readable medium" in the specification of the current application in such a way so that the meaning of the terms in the claims may be ascertainable by reference to the description.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

5. Claims 33-35 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. Claims 33-35 are not limited to tangible embodiments. In view of applicants' disclosure, specification page 13, paragraph [0059], the computer readable media is not limited to tangible embodiments, instead being defined as including both tangible embodiments (e.g., magnetic storage media including disk and tape storage media; optical storage media such as compact disk media (e.g., CD-ROV, CD-R, etc.) and digital video disk storage media; nonvolatile memory storage memory including semiconductor-based memory units such as FLASH memory, EEPROM, EPROM, ROM or application specific integrated circuits; volatile storage media including registers, buffers or caches, main memory, RAM, and the like) and intangible embodiments (e.g. data transmission media including computer network, point-to-point telecommunication, and carrier wave transmission media). As such, these claims are not limited to statutory subject matter and are therefore non-statutory."

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claims 33-35 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

7. Claims 33-35 are rejected under 35 U.S.C. 112, second paragraph because a person of skill in the art would not be able to ascertain the metes and bound of the

claimed invention, specifically, for the term "a tangible computer readable medium" used in claims 33-35.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 1, 4-7 and 9-36 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Kashima et al. (USPN: 5,485,598) hereinafter, Kashima.

As per claim 36, Kashima teaches a method comprising

- maintaining a first cache (i.e. the disk cache 13 in Fig. 8), wherein said maintaining is performed by an upper-level system (i.e. the computer 10 in Fig. 8, especially by the CPU 11 in Fig. 8);
- cloning (i.e. copying) information stored in a first unit of storage (the disk cache 13 in Fig. 8) into a second unit of storage (the second cache memory 17 in Fig. 8), wherein said first cache comprises said first unit of storage and a second cache (i.e. old data cache 17 in Fig. 8) comprises said second unit of storage; and
- accessing said second cache by the other of said upper-level system and a lower-level storage module (i.e. by the disk array as described in Fig. 7 step S9) (e.g. see the abstract, Col. 5, lines 21-25 and Figs. 8 and 7).

As per claim 1, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the first cache (i.e. the disk cache 13 in Fig. 4) is maintained by the upper-level system (i.e. the computer 10 in Fig. 4, especially by the CPU 11 in Fig. 4) (e.g. see the abstract and Fig. 4).

As per claim 4, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising:

- partially writing a unit of storage (i.e. a portion of data from the first cache) of a storage unit (i.e. the first cache) by writing a portion of said information (i.e. a portion of data from the first cache) from said second unit of storage (i.e. a portion of data from the second cache) to said unit of storage of said storage unit; and
- partially writing said unit of storage of said storage unit by writing new information (i.e. renewed data of the first cache) to said unit of storage of said storage unit (e.g. see the abstract).

As per claim 5, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said cloning comprises:

- reading said information (i.e. the old data of the first cache) from said first unit of storage (i.e. the first cache); and
- writing said information (i.e. the old data of the first cache) to said second unit of storage (i.e. the second cache) (e.g. see the abstract).

As per claim 6, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising writing to said first

unit of storage after said reading, i.e. the old data is written/stored into the second cache after being read from the first cache (e.g. see the abstract).

As per claim 7, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising:

- reading said information (i.e. the old data) from said second unit of storage (i.e. from the second cache); and
- calculating parity information using said information, i.e. calculating new CK/parity data using the old data, the new data and the new CK data (e.g. see the abstract).

As per claim 9, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising the first unit of storage (i.e. the first cache) is to be modified if the first unit of storage is to be written to, in other words, if the first cache is written, then the first cache is modified (e.g. see the abstract).

As per claim 10, see arguments with respect to the rejection of claim 7. Claim 10 is also rejected based on the same rationale as the rejection of claim 10.

As per claims 11 and 12, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the method further comprising modifying said first unit of storage after said performing said cloning, i.e. writing new data into the first cache after copying old data from the first cache into the second cache (e.g. see the abstract).

As per claim 13, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said cloning comprising determining if said information will be needed in the future; and performing said cloning if said information will be needed in the future, i.e. if the old data is going to be renewed by the new data in the first cache, then cloning/copying process is performed since the old data may be needed in future if the new data is lost/corrupted for any reason(s) (e.g. see the abstract).

As per claim 14, Kashima teaches a storage system (shown in Fig. 4) comprising an old data cache (i.e. old data cache 17 in Fig. 8), wherein said old data cache is configured to be maintained by an upper-level system (i.e. the computer 10 in Figs. 4 and 8, especially by the CPU 11 in Figs. 4 and 8), and accessed by the lower-level storage module (i.e. by the disk array 2a-2d in Fig. 4 as described in S9 of Fig. 7) (e.g. see the abstract and Figs. 4, 7 and 8).

As per claim 15, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the system further comprising:

- the upper-level system (i.e. the computer 10 in Figs. 4 and 8) is communicatively coupled to said old data cache (i.e. 17 in Fig. 8); and
- the lower-level storage module (i.e. the disk array 2a-2d in Figs. 4 and 8), communicatively coupled to said old data cache and said upper-level system (e.g. see Figs. 4 and 8).

As per claim 16, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level storage module is a volume manager (i.e. the RAID disk array, 1 in Fig. 8).

As per claim 17, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level storage module comprises a cache (i.e. the old CK data cache, 16 in Fig. 8).

As per claim 18, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level storage module is configured to clone/copy information from a page in said cache (i.e. the old CK data cache, 16 in Fig. 8) to a page in said old data cache (i.e. 17 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 19, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system (i.e. the computer 10 in Fig. 4) is configured to access said page in said old data cache (i.e. 17 in Fig. 8).

As per claim 20, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system comprises a cache (i.e. the disk cache, 13 in Fig. 8).

As per claim 21, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system is configured to clone/copy information from a page in said cache (i.e. the disk cache, 13 in Fig. 8) to a page in said old data cache (i.e. 17 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 22, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said lower-level storage module (i.e. the disk array device, 1 in Fig. 8) is configured to access said page in said old data cache (i.e. 17 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 23, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said upper-level system is a hardware RAID controller since RAID (i.e. 1 in Fig. 8) is controlled by the upper-level system (i.e. the computer, 10 in Fig. 8) (e.g. see Fig. 8).

As per claim 24, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the system further comprising storage unit (i.e. disks, 2a-2d in Fig. 8), wherein said lower-level storage module (i.e. the disk array 2a-2d in Figs. 4 and 8) is coupled to control said storage unit (e.g. see fig. 8).

As per claim 25, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that the system further comprising a parity cache (i.e. the old CK data cache, 16 in Fig. 8), wherein said storage unit is a RAID (i.e. 2a-2d in Fig. 8), and said parity cache is configured to store parity information corresponding to data read from said RAID (e.g. see the claim 18).

As per claim 26, Kashima teaches the claimed invention as described above and furthermore, Kashima teaches that said storage unit (i.e. the main memory, 12 in Fig. 8) comprises a source volume (i.e. 17 in Fig. 8) and a snapshot volume (i.e. 13 in Fig. 8), and said lower-level storage module (i.e. 1 in Fig. 8) is configured to write information

from a page in said old data cache (i.e. 17 in Fig. 8) to said snapshot volume (i.e. 13 in Fig. 8) (e.g. see Col. 5, lines 13-25, the abstract and the Fig. 8).

As per claim 30, Kashima teaches a storage system comprising:

- a processor (i.e. the CPU 11 in Fig. 8);
- computer readable medium coupled to said processor; and computer code, encoded in said computer readable medium, configured to cause said processor to, (i.e. this feature is inherently embedded in the system taught by Kashima):
 - o clone/copy information stored into a first unit of storage (the first cache) into a second unit of storage (the second cache), wherein
 - said first unit of storage is stored in a first cache (i.e. 13 in Fig. 4) maintained by an upper-level system (i.e. 10 in Fig. 4), and
 - said second unit of storage is stored in a second cache (i.e. 15 in Fig. 4) configured to be accessed by a lower-level storage module (i.e. by the disk array 2a-2d in Fig. 4 as described in S9 of Fig. 7) (e.g. see Figs. 4 and 7; and the abstract).

As per claim 31, see arguments with respect to the rejection of claims 30 and 4. Claim 31 is also rejected based on the same rationale as the rejection of claims 30 and 4.

As per claim 32, see arguments with respect to the rejection of claims 30 and 5-6. Claim 32 is also rejected based on the same rationale as the rejection of claims 30 and 5-6.

As per claims 27-29, see arguments with respect to the rejection of claims 30-32, respectively. Claims 27-29 are also rejected based on the same rationale as the rejection of claims 30-32, respectively.

As per claims 33-35, see arguments with respect to the rejection of claims 30-32, respectively. Claims 33-35 are also rejected based on the same rationale as the rejection of claims 30-32, respectively.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kashima.

As per claim 2, Kashima teaches the claimed invention as described above. Furthermore, Kashima also teaches that the main memory (i.e. 12 in Fig. 8) comprise the first and second caches (i.e. 13 and 17 in Fig. 8). However, Kashima does not clearly disclose that the first and second caches are a single cache. The common knowledge or well-known in the art statement, for the prior art teaching a single cache comprising a plurality of caches, is taken to be admitted prior art because applicant failed to traverse the examiner's assertion of official notice made in the previous Office Action (see MPEP 2144.03 (C)). First of all, it has been held that to make integral is not generally given patentable weight. Note *In re Larson* 144 USPQ 347 (CCPA 1965).

Furthermore In re Tomoyuki Kohno 157 USPQ 275 (CCPA 1968) states that to integrate electrical components onto a unitary, one piece structure would be obvious. Integrating multiple components on a single chip reduces cabling problems, reduces latency required for communicating among multiple components, improves efficiency of message passing, reduces chip-to-chip communications costs, allows for less pin count, area saving and high speed data transfer between the elements and leads to further power efficiency and increased scalability. Because multiple caches integrated on a single cache (chip) provides improvements in efficiency, cost and scalability over individual caches, it would have been obvious to comprise a plurality of caches on a single cache. Therefore, the claimed invention would have been obvious to one of ordinary skill in the art at the time of the invention.

Remarks

10. As to the remark, Applicant asserted that
 - (a) Since the paragraph [0059] of the specification gives a variety of different examples of tangible computer readable media, the objection to the specification is moot.
 - (b) One skilled in the art could easily ascertain that “a tangible computer readable medium” is a computer readable medium that is also tangible. Several examples of such computer readable media are presented in the paragraph [0059] of the specification. Therefore, the claim language is definite and 112, 2nd rejection should be withdrawn.

- (c) Since the independent claim 33 explicitly recite the word “tangible”, the 35 USC 101 rejection of claims 33-35 has been overcome.
- (d) It is unclear whether claims 30-32 are actually being rejected under 35 USC 101 or not.
- (e) Kashima do not teach a system in which information is copied from a cache maintained by either an upper-level system or a lower-level storage module into another cache, which is then accessed by the other one of the upper-level system or lower-level storage module.
- (f) Both the CPU and the OS of Kashima are part of the computer 10. Neither the CPU nor the OS is a “lower-level storage module” as recited in the claim 36. Computer 10 of Kashima is also clearly not a lower-level storage module.
- (g) The cited art fails to teach or suggest the scenario claimed in the claim 36, which involves a lower-level storage module maintaining or having access to a cache.
- (h) It is not well known to integrate caches such as those described in claim 2.

Examiner respectfully traverses Applicant's remark for the following reasons:

With respect to (a)-(c), since the term “*tangible* computer readable medium” is not defined by the original specification, it is not supported by the specification and therefore, rejected under 35 USC 101 and 112, 2nd paragraph; and the specification is objected. Examiner would like to suggest Applicant to amend the paragraph [0059] of the specification by separately defining the computer readable medium into two different

categories: (i) "storage medium" to include magnetic storage media including disk and tape storage media; optical storage media such as compact disk media (e.g., CD-ROM, CD-R, etc.) and digital video disk storage media; nonvolatile memory storage memory including semiconductor-based memory units such as FLASH memory, EEPROM, EPROM, ROM or application specific integrated circuits; volatile storage media including registers, buffers or caches, main memory, RAM, and the like; and (ii) "transmission medium" to include data transmission media including computer network, point-to-point telecommunication, and carrier wave transmission media. Then include only the storage medium in the claim(s) to overcome the rejection under 35 USC 101 and 112, 2nd; and the specification objection mentioned above.

With respect to (d), Examiner would like to thank Applicant for pointing out the inaccuracy in the rejection of claims 30-32 under 35 USC 101. Claims 30-32 are not rejected under 35 USC 101 and they were listed under 101 rejection in the previous office action due to a typographical error by the Examiner.

With respect to (e), Kashima does teach a system in which information is copied from a cache (i.e. 13 in Fig. 8) maintained by the upper-level system (i.e. by the computer 10 in Fig. 8, especially by the CPU 11 in Fig. 8) into another cache (i.e. 17 in Fig. 8), which is then accessed by the lower-level storage module (i.e. by the disk array 2a-2d in Fig. 8 as described by S9 in Fig. 7) (e.g. see Figs. 7-8 and the abstract).

With respect to (f), Examiner would like to point out that the claimed lower-level storage module is equated with the disk array 2a-2d shown in Figs. 4 and 8).

With respect to (g), Kashima does teach about lower-level storage module (i.e. the disk array 2a-2d in Fig. 8) having access to a cache (i.e. 17 in Fig. 8) (e.g. see block S9 of Fig. 7).

With respect to (h), Kashima does teach a second cache (i.e. 17 in fig. 8) which is maintained by the upper-level system (i.e. by the computer 10 in Fig. 8, especially by the CPU 11 in Fig. 8) and being accessed by the lower-level storage module (i.e. as described in block S9 of fig. 7) (e.g. see Figs. 7 and 8).

Conclusion

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

H.B. Patel 02/20/2007
Hetul Patel
Patent Examiner
Art unit 2186